

### Description

The  $\mu$ PD765A is an LSI floppy disk controller (FDC) chip which contains the circuitry and control functions for interfacing a processor to 4 floppy disk drives. It is capable of either IBM 3740 single density format (FM), or IBM System 34 double density format (MFM) including double-sided recording. The  $\mu$ PD765A provides control signals which simplify the design of an external phase-locked loop and write precompensation circuitry. The FDC simplifies and handles most of the burdens associated with implementing a floppy disk interface.

The  $\mu$ PD7265 is an addition to the FDC family that has been designed specifically for the Sony Micro Floppy-disk<sup>®</sup> drive. The  $\mu$ PD7265 is pin-compatible and electrically equivalent to the 765A but utilizes the Sony recording format. The  $\mu$ PD7265 can read a diskette that has been formatted by the  $\mu$ PD765A.

Each of these devices is also available in a -2 version. The -2 versions represent a reduction from 4-micron to 3-micron design rule. Functionality is the same. Minor differences between the two versions are detailed in the AC Characteristics table. The -2 versions are only available in the plastic package at this time.

Hand-shaking signals are provided in the  $\mu$ PD765A/ $\mu$ PD7265 which make DMA operation easy to incorporate with the aid of an external DMA controller chip, such as the  $\mu$ PD8257. The FDC will operate in either the DMA or non-DMA mode. In the non-DMA mode the FDC generates interrupts to the processor every time a data byte is to be transferred. In the DMA mode, the processor need only load the command into the FDC and all data transfers occur under control of the FDC and DMA controllers.

There are 15 commands which the  $\mu$ PD765A/ $\mu$ PD7265 will execute. Each of these commands requires multiple 8-bit bytes to fully specify the operation which the processor wishes the FDC to perform. The following commands are available:

Read Data	Read Deleted Data
Read ID	Write Data
Specify	Format Track
Read Track	Write Deleted Data
Scan Equal	Seek
Scan High or Equal	Recalibrate
Scan Low or Equal	Sense Interrupt Status
	Sense Drive Status.

### Features


Address mark detection circuitry is internal to the FDC which simplifies the phase-locked loop and read electronics. The track stepping rate, head load time, and head unload time are user-programmable. The  $\mu$ PD765A/ $\mu$ PD7265 offers additional features such as multi-track and multi-side read and write commands and single and double density capabilities.

- Sony (EMCA)-compatible recording format ( $\mu$ PD7265)
- IBM-compatible format (single and double density) ( $\mu$ PD765A)
- Multi-sector and multi-track transfer capability
- Drive Up to 4 floppy or micro floppydisk drives
- Data scan capability — will scan a single sector or an entire cylinder comparing byte-for-byte host memory and disk data
- Data transfers in DMA or non-DMA mode
- Parallel seek operations on up to four drives
- Compatible with  $\mu$ PD8080/85,  $\mu$ PD8086/88 and  $\mu$ PD780 (Z80<sup>®</sup>) microprocessors
- Single-phase clock (8 MHz)
- +5 V only

<sup>®</sup> Z80 is a registered trademark of the Zilog Corporation.

6

### Pin Configuration



**Ordering Information**

Part Number	Package Type	Max Freq. of Operation
μPD765AC, μPD765AC-2	40-pin plastic DIP	8 MHz
μPD7265C, μPD7265C-2	40-pin plastic DIP	8 MHz

**Pin Identification**

No.	Symbol	Function
1	RESET	Reset input
2	$\overline{RD}$	Read control input
3	$\overline{WR}$	Write control input
4	$\overline{CS}$	Chip select input
5	$A_0$	Data or status select input
6-13	$DB_0$ - $DB_7$	Bidirectional data bus
14	DRQ	DMA request output
15	$\overline{DACK}$	DMA acknowledge input
16	TC	Terminal count input
17	IDX	Index input
18	INT	Interrupt request output
19	CLK	Clock input
20	GND	Ground
21	WCK	Write clock input
22	RDW	Read data window input
23	RDD	Read data input
24	VCO	VCO sync output
25	WE	Write enable output
26	MFM	MFM output
27	HD	Head select output
28, 29	$US_0$ , $US_1$	FDD unit select output
30	WDA	Write data output
31, 32	$PS_0$ , $PS_1$	Preshift output
33	FLT / $TR_0$	Fault / track zero input
34	WP / TS	Write protect / two side input
35	RDY	Ready input
36	HDL	Head load output
37	FR / STP	Fault reset / step output
38	LCT / DIR	Low current direction output
39	RW / SEEK	Read / write / seek output
40	$V_{CC}$	DC power

**Pin Functions****RESET (Reset)**

The RESET input places the FDC in the idle state. It resets the output lines to the FDD to 0 (low). It does not affect SRT, HUT, or HLT in the Specify command. If the RDY input is held high during reset, the FDC will generate an interrupt within 1.024 ms. To clear this interrupt, use the Sense Interrupt Status command.

 **$\overline{RD}$  (Read Strobe)**

The  $\overline{RD}$  input allows the transfer of data from the FDC to the data bus when low. Disabled when  $\overline{CS}$  is high.

 **$\overline{WR}$  (Write Strobe)**

The  $\overline{WR}$  input allows the transfer of data to the FDC from the data bus when low. Disabled when  $\overline{CS}$  is high.

 **$A_0$  (Data/Status Select)**

The  $A_0$  input selects the data register ( $A_0 = 1$ ) or status register ( $A_0 = 0$ ) contents to be sent to the data bus.

 **$\overline{CS}$  (Chip Select)**

The FDC is selected when  $\overline{CS}$  is low, enabling  $\overline{RD}$ ,  $\overline{WR}$ , and  $A_0$ .

 **$DB_0$ - $DB_7$  (Data Bus)**

$DB_0$ - $DB_7$  are a bidirectional 8-bit data bus. Disabled when  $\overline{CS}$  is high.

**DRQ (DMA Request)**

The FDC asserts the DRQ output high to request a DMA transfer.

 **$\overline{DACK}$  (DMA Acknowledge)**

When the  $\overline{DACK}$  input is low, a DMA cycle is active and the controller is performing a DMA transfer.

## TC (Terminal Count)

When the TC input is high, it indicates the termination of a DMA transfer. It terminates data transfer during Read/Write/Scan commands in DMA or interrupt mode.

## IDX (Index)

The IDX input goes high at the beginning of a disk track.

## INT (Interrupt)

The INT output is FDC's interrupt request.

## CLK (Clock)

CLK is the input for the FDC's single-phase, 8 MHz squarewave clock.

## WCK (Write Clock)

The WCK input sets the data write rate to the FDD. It is 500 kHz for FM, 1 MHz for MFM drives, with a 250 ns pulse for both FM and MFM.

## RDW (Read Data Window)

The RDW input is generated by the phase-locked loop (PLL). It is used to sample data from the FDD.

## RDD (Read Data)

The RDD input is the read data from the FDD, containing clock and data bits.

## WDA (Write Data)

WDA is the serial clock and data output to the FDD.

## WE (Write Enable)

The WE output enables write data into the FDD.

## VCO (VCO Sync)

The VCO output inhibits the VCO in the PLL when low, enables it when high.

## MFM (MFM Mode)

The MFM output shows the FDD's mode. It is high for MFM, low for FM.

## HD (Head Select)

Head 1 is selected when the HD output is 1 (high), head 0 is selected when HD is 0 (low).

## US<sub>0</sub>, US<sub>1</sub> (Unit Select 0, 1)

The US<sub>0</sub> and US<sub>1</sub> outputs select the floppy disk drive unit.

## PS<sub>0</sub>, PS<sub>1</sub> (Preshift 0, 1)

The PS<sub>0</sub> and PS<sub>1</sub> outputs are the write precompensation status for MFM mode. They determine early, late, and normal times.

## RDY (Ready)

The RDY input indicates that the FDD is ready to receive data.

## HDL (Head Load)

The HDL output is the command which causes the read/write head in the FDD to contact the diskette.

## FLT/TR0 (Fault/Track 0)

In the read/write mode, the FLT input detects FDD fault conditions. In the seek mode, TR0 detects track 0.

## WP/TS (Write Protect/Two Side)

In the read/write mode, the WP input senses write protected status. In the seek mode, TS senses two-sided media.

## FR/STP (Fault Reset/Step)

In the read/write mode, the FR output resets the fault flip-flop in the FDD. In the seek mode, STP outputs step pulses to move the head to another cylinder. A fault reset pulse (FR) is issued at the beginning of each Read or Write command prior to the HDL signal.

## LCT/DIR (Low Current/Direction)

In the read/write mode, the LCT output lowers the write current on the inner tracks. In the seek mode, the DIR output determines the direction the head will move in when it receives a step pulse.

## $\overline{RW}$ /SEEK (Read/Write/Seek)

The  $\overline{RW}$ /SEEK output specifies the read/write mode when low, and the seek mode when high.


## GND (Ground)

Ground.

## V<sub>CC</sub> (+5V)

+5V power supply.

**Block Diagram**



**Absolute Maximum Ratings**

$T_A = 25^\circ\text{C}$

Power supply voltage, $V_{CC}$	-0.5 to +7 V
Input voltage, $V_I$	-0.5 to +7 V
Output voltage, $V_O$	-0.5 to +7 V
Operating temperature, $T_{OP}$	-10°C to +70°C
Storage temperature, $T_{STG}$	-40°C to +125°C
Power dissipation, $P_D$	1W

**Comment:** Exposing the device to stresses above those listed in the Absolute Maximum Ratings could cause permanent damage. The device should not be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**DC Characteristics**

$T_A = -10^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = +5\text{ V} \pm 5\%$  ( $\mu\text{PD765A/7265A}$ ) and  $V_{CC} = +5\text{ V} \pm 10\%$  ( $\mu\text{PD765A-2/7265A-2}$ )

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input voltage low	$V_{IL}$	-0.5		+0.8	V	
Input voltage high	$V_{IH}$	2.0		$V_{CC} + 0.5$	V	
Output voltage low	$V_{OL}$		0.45		V	$I_{OL} = 2.0\text{ mA}$
Output voltage high	$V_{OH}$	2.4		$V_{CC}$	V	$I_{OH} = -200\text{ }\mu\text{A}$
Input voltage low (CLK + WR clock)	$V_{IL}(\Phi)$	-0.5		0.65	V	
Input voltage high (CLK + WR clock)	$V_{IH}(\Phi)$	2.4		$V_{CC} + 0.5$	V	
Supply current ( $V_{CC}$ )	$I_{CC}$		150		mA	
Input load current high	$I_{LH}$		10		$\mu\text{A}$	$V_{IN} = V_{CC}$
Input load current low	$I_{LIL}$		-10		$\mu\text{A}$	$V_{IN} = 0\text{ V}$
Output leakage current high	$I_{LOH}$		10		$\mu\text{A}$	$V_{OUT} = V_{CC}$
Output leakage current low	$I_{LOL}$		-10		$\mu\text{A}$	$V_{OUT} = +0.45\text{ V}$

**Capacitance**

$T_A = 25^\circ\text{C}$ ,  $f_C = 1\text{ MHz}$ ,  $V_{CC} = 0\text{ V}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input clock capacitance	$C_{IN}(\Phi)$			20	pF	(Note 1)
Input capacitance	$C_{IN}$			10	pF	(Note 1)
Output capacitance	$C_{OUT}$			20	pF	(Note 1)

**Note:**

(1) All pins except pin under test tied to AC ground

### AC Characteristics

T<sub>A</sub> = -10°C to +70°C, V<sub>CC</sub> = +5 V ±5% (μPD765A/7265A) and V<sub>CC</sub> = +5V ±10% (μPD765A-2/7265A-2)

Parameter	Symbol	Limits						Unit	Test Conditions
		765A, 7265			765A-2, 7265-2				
		Min	Typ(1)	Max	Min	Typ(1)	Max		
Clock period	Φ <sub>CY</sub>	120	125	500	120	125	500	ns	(Note 4)
			125			125		ns	8" FDD
			250			250		ns	5 1/4" FDD
			125			125		ns	3 1/2" Sony (3)
Clock active (high, low)	Φ <sub>0</sub>	40			40		ns		
Clock rise time	Φ <sub>r</sub>			20		20	ns		
Clock fall time	Φ <sub>f</sub>			20		20	ns		
A <sub>0</sub> , CS, DACK setup time to RD↓	t <sub>AR</sub>	0			0		ns		
A <sub>0</sub> , CS, DACK hold time from RD↑	t <sub>RA</sub>	0			0		ns		
RD width	t <sub>RR</sub>	250			200		ns		
Data access time from RD↓	t <sub>RD</sub>			200		140	ns	C <sub>L</sub> = 100 pF	
DB to float delay time from RD↑	t <sub>DF</sub>	20		100	10	85	ns	C <sub>L</sub> = 100 pF	
A <sub>0</sub> , CS, DACK setup time to WR↓	t <sub>AW</sub>	0			0		ns		
A <sub>0</sub> , CS, DACK hold time to WR↑	t <sub>WA</sub>	0			0		ns		
WR width	t <sub>WW</sub>	250			200		ns		
Data setup time to WR↑	t <sub>DW</sub>	150			100		ns		
Data hold time from WR↑	t <sub>WD</sub>	5			0		ns		
INT delay time from RD↑	t <sub>Ri</sub>			500		400	ns		
INT delay time from WR↑	t <sub>Wi</sub>			500		400	ns		
DRQ cycle time	t <sub>Mcy</sub>	13			13		μs	Φ <sub>CY</sub> = 125 ns (4)	
DACK↓ → DRQ↓ delay	t <sub>AM</sub>			200		140	ns		
DRQ↑ → DACK↓ delay	t <sub>MA</sub>	200			200		ns	Φ <sub>CY</sub> = 125 ns (4)	
DACK width	t <sub>AA</sub>	2			2		Φ <sub>CY</sub>		
TC width	t <sub>TC</sub>	1			1		Φ <sub>CY</sub>		
Reset width	t <sub>RST</sub>	14			14		Φ <sub>CY</sub>		
WCK cycle time	t <sub>CY</sub>	4			16		Φ <sub>CY</sub>	MFM = 0, 5 1/4"	
		2			8		Φ <sub>CY</sub>	MFM = 1, 5 1/4"	
		2			8		Φ <sub>CY</sub>	MFM = 0, 8"	
		1			4		Φ <sub>CY</sub>	MFM = 1, 8"	
		2			8		Φ <sub>CY</sub>	MFM = 0, 3 1/2" (3)	
		1			4		Φ <sub>CY</sub>	MFM = 1, 3 1/2" (3)	
		2			8		Φ <sub>CY</sub>		
WCK active time (high)	t <sub>0</sub>	2			2		Φ <sub>CY</sub>		
CLK↑ → WCK↑ delay	t <sub>CWH</sub>	0		40	0	40	ns		
CLK↑ → WCK↓ delay	t <sub>CWL</sub>	0		40	0	40	ns		
WCK rise time	t <sub>r</sub>			20		20	ns		
WCK fall time	t <sub>f</sub>			20		20	ns		
Preshift delay time from WCK↑	t <sub>CP</sub>	20		100	20	100	ns		
WCK↑ → WE↑ delay	t <sub>CWE</sub>	20		100	20	100	ns		
WDA delay time from WCK↑	t <sub>CD</sub>	20		100	20	100	ns		
RDD active time (high)	t <sub>RDD</sub>	40			40		ns		

**AC Characteristics (cont)**

T<sub>A</sub> = -10°C to +70°C, V<sub>CC</sub> = +5 V ±5% (μPD765A/7265A) and V<sub>CC</sub> = +5V ±10% (μPD765A-2/7265A-2)


Parameter	Symbol	Limits						Unit	Test Conditions
		765A, 7265			765A-2, 7265-2				
		Min	Typ(1)	Max	Min	Typ(1)	Max		
Window cycle time	t <sub>WCY</sub>		4		4			μS	MFM=0, 5 1/4"
			2		2			μS	MFM=1, 5 1/4"
			2		2			μS	MFM=0, 8"
			1		1			μS	MFM=1, 8"
			2		2			μS	MFM=0, 3 1/2" (3)
		1		1			μS	MFM=1, 3 1/2" (3)	
Window hold time to RDD	t <sub>RDW</sub>	15			15			ns	
Window hold time from RDD	t <sub>WRD</sub>	15			15			ns	
US <sub>0, 1</sub> hold time to RW / seek †	t <sub>US</sub>	12			12			μS	8 MHz clock period(4)
RW / seek hold time to low current / direction †	t <sub>SD</sub>	7			7			μS	8 MHz clock period(4)
Low current / direction hold time to fault reset / step †	t <sub>DST</sub>	1.0			1.0			μS	8 MHz clock period(4)
US <sub>0, 1</sub> hold time from fault reset / step †	t <sub>STU</sub>	5.0			5.0			μS	8 MHz clock period(4)
Step active time (high)	t <sub>STP</sub>	6	7	8	6	7	8	μS	(Note 4)
Step cycle time	t <sub>SC</sub>	33	(Note 2)	(Note 2)	33	(Note 2)	(Note 2)	μS	(Note 4)
Fault reset active time (high)	t <sub>FR</sub>	8.0		10	8.0		10	μS	(Note 4)
Write data width	t <sub>WDD</sub>	t <sub>0</sub> -50			t <sub>0</sub> -50			ns	
US <sub>0, 1</sub> hold time after seek	t <sub>SU</sub>	15			15			μS	8 MHz clock period(4)
Seek hold time from DIR	t <sub>DS</sub>	30			30			μS	8 MHz clock period(4)
DIR hold time after step	t <sub>STD</sub>	24			24			μS	8 MHz clock period(4)
Index pulse width	t <sub>IDX</sub>	4			4			Φ <sub>CY</sub>	
R <sub>D</sub> ↓ delay from DRQ	t <sub>MR</sub>	800			800			ns	8 MHz clock period(4)
W <sub>R</sub> ↓ delay from DRQ	t <sub>MW</sub>	250			250			ns	8 MHz clock period(4)
WE or R <sub>D</sub> response time from DRQ †	t <sub>MRW</sub>			12			12	μS	8 MHz clock period(4)

**Note:**


- (1) Typical values for T<sub>A</sub> = 25°C and nominal supply voltage.
- (2) Under software control. The range is from 1ms to 16 ms at 8 MHz clock period, and 2 ms to 32 ms at 4 MHz clock period.
- (3) Sony Micro Floppydisk 3 1/2" drive.
- (4) Double these values for a 4 MHz clock period.

**Timing Waveforms**

**Processor Read Operation**




**Processor Write Operation**




### Timing Waveforms (cont)


#### Clock




#### DMA Operation




#### FDD Write Operation




#### Seek Operation




#### FLT Reset




#### FDD Read Operation




#### Terminal Count



#### Reset



#### Write Clock



### Internal Registers

The μPD765A/μPD7265 contains two registers which may be accessed by the main system processor: a status register and a data register. The 8-bit main status register contains the status information of the FDC, and may be accessed at any time. The 8-bit data register (which actually consists of four registers, ST0-ST3, in a stack with only one register presented to the data bus at a time), stores data, commands, parameters, and FDD status information. Data bytes are read out of, or written into, the data register in order to program or obtain the results after a particular command (table 3). Only the status register may be read and used to facilitate the transfer of data between the processor and μPD765A/μPD7265.

The relationship between the status/data registers and the signals RD, WR, and A<sub>0</sub> is shown in table 1.

**Table 1. Status/Data Register Addressing**

A <sub>0</sub>	RD	WR	Function
0	0	1	Read main status register
0	1	0	Illegal
0	0	0	Illegal
1	0	0	Illegal
1	0	1	Read from data register
1	1	0	Write into data register

The bits in the main status register are defined in table 2.

**Table 2. Main Status Register**


Pin		
No.	Name	Function
DB <sub>0</sub>	D <sub>0</sub> B (FDD 0 Busy)	FDD number 0 is in the seek mode. If any of the D <sub>n</sub> B bits is set FDC will not accept read or write command.
DB <sub>1</sub>	D <sub>1</sub> B (FDD 1 Busy)	FDD number 1 is in the seek mode. If any of the D <sub>n</sub> B bits is set FDC will not accept read or write command.
DB <sub>2</sub>	D <sub>2</sub> B (FDD 2 Busy)	FDD number 2 is in the seek mode. If any of the D <sub>n</sub> B bits is set FDC will not accept read or write command.
DB <sub>3</sub>	D <sub>3</sub> B (FDD 3 Busy)	FDD number 3 is in the seek mode. If any of the D <sub>n</sub> B bits is set FDC will not accept read or write command.
DB <sub>4</sub>	CB (FDC Busy)	A Read or Write command is in process. FDC will not accept any other command.
DB <sub>5</sub>	EXM (Execution Mode)	This bit is set only during execution phase in non-DMA mode. When DB <sub>5</sub> goes low, execution phase has ended and result phase has started. It operates only during non-DMA mode of operation.

**Table 2. Main Status Register (cont)**

Pin		
No.	Name	Function
DB <sub>6</sub>	DIO (Data Input / Output)	Indicates direction of data transfer between FDC and data register. If DIO=1, then transfer is from data register to the processor. If DIO=0, then transfer is from the processor to data register.
DB <sub>7</sub>	RQM (Request for Master)	Indicates data register is ready to send or receive data to or from the processor. Both bits DIO and RQM should be used to perform the hand-shaking functions of "ready" and "direction" to the processor.

The DIO and RQM bits in the status register indicate when data is ready and in which direction data will be transferred on the data bus. The maximum time between the last RD or WR during a command or result phase and DIO and RQM getting set or reset is 12 μs. For this reason every time the main status register is read the CPU should wait 12 μs. The maximum time from the trailing edge of the last RD in the result phase to when DB<sub>4</sub> (FDC busy) goes low is 12 μs. See figure 1.

**Figure 1. DIO and RQM**





**Table 3. Status Register Identification**

Pin		
No.	Name	Function
<b>Status Register 0</b>		
D <sub>7</sub> , D <sub>6</sub>	IC (Interrupt Code)	D <sub>7</sub> = 0 and D <sub>6</sub> = 0 Normal termination of command, (NT). Command was completed and properly executed.  D <sub>7</sub> = 0 and D <sub>6</sub> = 1 Abnormal termination of command, (AT). Execution of command was started but was not successfully completed.  D <sub>7</sub> = 1 and D <sub>6</sub> = 0 Invalid command issue, (IC). Command which was issued was never started.  D <sub>7</sub> = 1 and D <sub>6</sub> = 1 Abnormal termination because during command execution the ready signal from FDD changed state.
D <sub>5</sub>	SE (Seek End)	When the FDC completes the Seek command, this flag is set to 1 (high).
D <sub>4</sub>	EC (Equipment Check)	If a fault signal is received from the FDD, or if the track 0 signal fails to occur after 77 step pulses (Recalibrate Command) then this flag is set.
D <sub>3</sub>	NR (Not Ready)	When the FDD is in the not-ready state and a Read or Write command is issued, this flag is set. If a Read or Write command is issued to side 1 of a single-sided drive, then this flag is set.
D <sub>2</sub>	HD (Head Address)	This flag is used to indicate the state of the head at interrupt.
D <sub>1</sub>	US <sub>1</sub> (Unit Select 1)	This flag is used to indicate a drive unit number at interrupt.
D <sub>0</sub>	US <sub>0</sub> (Unit Select 0)	This flag is used to indicate a drive unit number at interrupt.
<b>Status Register 1</b>		
D <sub>7</sub>	EN (End of Cylinder)	When the FDC tries to access a sector beyond the final sector of a cylinder, this flag is set.
D <sub>6</sub>		Not used. This bit is always 0 (low).
D <sub>5</sub>	DE (Data Error)	When the FDC detects a CRC(1) error in either the ID field or the data field, this flag is set.
D <sub>4</sub>	OR (Overrun)	If the FDC is not serviced by the host system during data transfers within a certain time interval, this flag is set.
D <sub>3</sub>		Not used. This bit is always 0 (low).

**Table 3. Status Register Identification (cont)**

Pin		
No.	Name	Function
<b>Status Register 1 (cont)</b>		
D <sub>2</sub>	ND (No Data)	During execution of Read Data, Write Deleted Data or Scan command, if the FDC cannot find the sector specified in the IDR(2) Register, this flag is set.  During execution of the Read ID command, if the FDC cannot read the ID field without an error, then this flag is set.  During execution of the Read A Cylinder command, if the starting sector cannot be found, then this flag is set.
D <sub>1</sub>	NW (Not Writable)	During execution of Write Data, Write Deleted Data or Format A Cylinder command, if the FDC detects a write protect signal from the FDD, then this flag is set.
D <sub>0</sub>	MA (Missing Address Mark)	If the FDC cannot detect the data address mark or deleted data address mark, this flag is set. Also at the same time, the MD (missing address mark in data field) of status register 2 is set.
<b>Status Register 2</b>		
D <sub>7</sub>		Not used. This bit is always 0 (low).
D <sub>6</sub>	CM (Control Mark)	During execution of the Read Data or Scan command, if the FDC encounters a sector which contains a deleted data address mark, this flag is set.
D <sub>5</sub>	DD (Data Error in Data Field)	If the FDC detects a CRC error in the data field then this flag is set.
D <sub>4</sub>	WC (Wrong Cylinder)	This bit is related to the ND bit, and when the contents of C(3) on the medium is different from that stored in the IDR, this flag is set.
D <sub>3</sub>	SH (Scan Equal Hit)	During execution of the Scan command, if the condition of "equal" is satisfied, this flag is set.
D <sub>2</sub>	SN (Scan Not Satisfied)	During execution of the Scan command, if the FDC cannot find a sector on the cylinder which meets the condition, then this flag is set.
D <sub>1</sub>	BC (Bad Cylinder)	This bit is related to the ND bit, and when the contents of C on the medium is different from that stored in the IDR and the contents of C is FFH, then this flag is set.
D <sub>0</sub>	MD (Missing Address Mark in Data Field)	When data is read from the medium, if the FDC cannot find a data address mark or deleted data address mark, then this flag is set.

**Table 3. Status Register Identification (cont)**

Pin		
No.	Name	Function
<b>Status Register 3</b>		
D <sub>7</sub>	FT (Fault)	This bit is used to indicate the status of the fault signal from the FDD.
D <sub>6</sub>	WP (Write Protected)	This bit is used to indicate the status of the write protected signal from the FDD.
D <sub>5</sub>	RY (Ready)	This bit is used to indicate the status of the ready signal from the FDD.
D <sub>4</sub>	T0 (Track 0)	This bit is used to indicate the status of the track 0 signal from the FDD.
D <sub>3</sub>	TS (Two-Side)	This bit is used to indicate the status of the two-side signal from the FDD.
D <sub>2</sub>	HD (Head Address)	This bit is used to indicate the status of the side select signal to the FDD.
D <sub>1</sub>	US <sub>1</sub> (Unit Select 1)	This bit is used to indicate the status of the unit select 1 signal to the FDD.
D <sub>0</sub>	US <sub>0</sub> (Unit Select 0)	This bit is used to indicate the status of the unit select 0 signal to the FDD.

**Note:**

- (1) CRC = Cyclic Redundancy Check
- (2) IDR = Internal Data Register
- (3) Cylinder (C) is described more fully in the Command Symbol Description.

**Command Sequence**

The μPD765A/μPD7265 is capable of performing 15 different commands. Each command is initiated by a multibyte transfer from the processor, and the result after execution of the command may also be a multibyte transfer back to the processor. Because of this multibyte interchange of information between the μPD765A/μPD7265 and the processor, it is convenient to consider each command as consisting of three phases:

<b>Command Phase:</b>	The FDC receives all information required to perform a particular operation from the processor.
<b>Execution Phase:</b>	The FDC performs the operation it was instructed to do.
<b>Result Phase:</b>	After completion of the operation, status and other housekeeping information are made available to the processor.

Table 4 shows the required preset parameters and results for each command. Most commands require 9 command bytes and return 7 bytes during the result phase. The "W" to the left of each byte indicates a command phase byte to be written, and an "R" indicates a result byte. The definitions of other abbreviations used in table are given in the Command Symbol Description table.

**Command Symbol Description**

Name	Function
A <sub>0</sub> (Address Line 0)	A <sub>0</sub> controls selection of main status register (A <sub>0</sub> =0) or data register (A <sub>0</sub> =1).
C (Cylinder Number)	C stands for the current / selected cylinder (track) numbers 0 through 76 of the medium.
D (Data)	D stands for the data pattern which is going to be written into a sector.
D <sub>7</sub> -D <sub>0</sub> (Data Bus)	8-bit data bus, where D <sub>7</sub> stands for a most significant bit, and D <sub>0</sub> stands for a least significant bit.
DTL (Data Length)	When N is defined as 00, DTL stands for the data length which users are going to read out or write into the sector.
EOT (End of Track)	EOT stands for the final sector number on a cylinder. During read or write operations, FDC will stop data transfer after a sector number equal to EOT.
GPL (Gap Length)	GPL stands for the length of gap 3. During Read / Write commands this value determines the number of bytes that VCO sync will stay low after two CRC bytes. During Format command it determines the size of gap 3.
H (Head Address)	H stands for head number 0 or 1, as specified in ID field.
HD (Head)	HD stands for a selected head number 0 or 1 and controls the polarity of pin 27. (H = HD in all command words.)
HLT (Head Load Time)	HLT stands for the head load time in the FDD (2 to 254 ms in 2 ms increments).
HUT (Head Unload Time)	HUT stands for the head unload time after a Read or Write operation has occurred (16 to 240 ms in 16 ms increments).
MF (MF or MFM Mode)	If MF is low, FM mode is selected, and if it is high, MFM mode is selected.
MT (Multitrack)	If MT is high, a multitrack operation is performed. If MT = 1 after finishing read / write operation on side 0, FDC will automatically start searching for sector 1 on side 1.
N (Number)	N stands for the number of data bytes written in a sector.
NCN (New Cylinder Number)	NCN stands for a new cylinder number which is going to be reached as a result of the seek operation; desired position of head.
ND (Non-DMA Mode)	ND stands for operation in the non-DMA mode.
PCN (Present Cylinder Number)	PCN stands for the cylinder number at the completion of Sense Interrupt Status command, position of head at present time.
R (Record)	R stands for the sector number which will be read or written.
R / W (Read / Write)	R / W stands for either Read (R) or Write (W) signal.
SC (Sector)	SC indicates the number of sectors per cylinder.
SK (Skip)	SK stands for skip deleted data address mark.

### Command Symbol Description (cont)

Name	Function
SRT (Step Rate Time)	SRT stands for the stepping rate for the FDD (1 to 16 ms in 1 ms increments). Stepping rate applies to all drives (FH=1 ms, EH=2 ms, etc.).
ST0-ST3 (Status 0-3)	ST0-ST3 stands for one of four registers which store the status information after a command has been executed. This information is available during the result phase after command execution. These registers should not be confused with the main status register (selected by A <sub>0</sub> =0). ST0-ST3 may be read only after a command has been executed and contains information relevant to that particular command.

### Command Symbol Description (cont)

Name	Function
STP	During a scan operation, if STP=1, the data in contiguous sectors is compared byte by byte with data sent from the processor (or DMA); and if STP=2, then alternate sectors are read and compared.
US <sub>0</sub> , US <sub>1</sub> (Unit Select)	US stands for a selected drive number 0 or 1.

**Table 4. Instruction Set (Notes 1, 2)**

Phase	R/W	Instruction Code								Remarks		
		D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>			
<b>Read Data</b>												
Command	W	MT	MF	SK	0	0	1	1	0	Command codes (Note 3)  Sector ID information prior to command execution. The 4 bytes are compared against header on floppy disk.		
	W	X	X	X	X	X	HD	US <sub>1</sub>	US <sub>0</sub>			
	W	←----- C -----→				←----- H -----→						
	W	←----- R -----→				←----- N -----→						
	W	←----- EOT -----→				←----- GPL -----→						
	W	←----- DTL -----→										
	<b>Execution</b>											
	Data transfer between the FDD and main system											
Result	R	←----- ST0 -----→				←----- ST1 -----→				Status information after command execution  Sector ID information after command execution		
	R	←----- ST2 -----→				←----- C -----→						
	R	←----- H -----→				←----- R -----→						
	R	←----- N -----→				←----- EOT -----→						
	R	←----- GPL -----→				←----- DTL -----→						
	<b>Read Deleted Data</b>											
	Command	W	MT	MF	SK	0	1	1	0		0	Command codes  Sector ID information prior to command execution. The 4 bytes are compared against header on floppy disk.
		W	X	X	X	X	X	HD	US <sub>1</sub>		US <sub>0</sub>	
W		←----- C -----→				←----- H -----→						
W		←----- R -----→				←----- N -----→						
W		←----- EOT -----→				←----- GPL -----→						
W		←----- DTL -----→										
<b>Execution</b>												
Data transfer between the FDD and main system												
Result	R	←----- ST0 -----→				←----- ST1 -----→				Status information after command execution  Sector ID information after command execution		
	R	←----- ST2 -----→				←----- C -----→						
	R	←----- H -----→				←----- R -----→						
	R	←----- N -----→				←----- GPL -----→						
	R	←----- DTL -----→										

**Note:**

- (1) Symbols used in this table are described at the end of this section.
- (2) A<sub>0</sub> should equal 1 for all operations.
- (3) X = Don't care, usually made to equal 0.

**Table 4. Instruction Set (Notes 1, 2) (cont)**

Phase	R/W	Instruction Code								Remarks		
		D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>			
<b>Write Data</b>												
Command	W	MT	MF	0	0	0	1	0	1	Command codes		
	W	X	X	X	X	X	HD	US <sub>1</sub>	US <sub>0</sub>			
	W	←				C	→				Sector ID information prior to command execution. The 4 bytes are compared against header on floppy disk.	
	W	←				H	→					
	W	←				R	→					
	W	←				N	→					
	W	←				EOT	→					
	W	←				GPL	→					
W	←				DTL	→						
<b>Execution</b>												
Data transfer between the main system and FDD												
Result	R	←				ST0	→				Status information after command execution	
	R	←				ST1	→					
	R	←				ST2	→					
	R	←				C	→					Sector ID information after command execution
	R	←				H	→					
	R	←				R	→					
	R	←				N	→					
	<b>Write Deleted Data</b>											
Command	W	MT	MF	0	0	1	0	0	1	Command codes		
	W	X	X	X	X	X	HD	US <sub>1</sub>	US <sub>0</sub>			
	W	←				C	→				Sector ID information prior to command execution. The 4 bytes are compared against header on floppy disk.	
	W	←				H	→					
	W	←				R	→					
	W	←				N	→					
	W	←				EOT	→					
	W	←				GPL	→					
W	←				DTL	→						
<b>Execution</b>												
Data transfer between the FDD and main system												
Result	R	←				ST0	→				Status information after command execution	
	R	←				ST1	→					
	R	←				ST2	→					
	R	←				C	→					Sector ID information after command execution
	R	←				H	→					
	R	←				R	→					
	R	←				N	→					
	<b>Read A Track</b>											
Command	W	0	MF	SK	0	0	0	1	0	Command codes		
	W	X	X	X	X	X	HD	US <sub>1</sub>	US <sub>0</sub>			
	W	←				C	→				Sector ID information prior to command execution	
	W	←				H	→					
	W	←				R	→					
	W	←				N	→					
	W	←				EOT	→					
	W	←				GPL	→					
W	←				DTL	→						
<b>Execution</b>												
Data transfer between the FDD and main system. FDC reads all data fields from index hole to EOT.												
Result	R	←				ST0	→				Status information after command execution	
	R	←				ST1	→					
	R	←				ST2	→					
	R	←				C	→					Sector ID information after command execution
	R	←				H	→					
	R	←				R	→					
	R	←				N	→					

**Table 4. Instruction Set (Notes 1, 2)(cont)**

Phase	R/W	Instruction Code								Remarks		
		D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>			
<b>Read ID</b>												
Command	W	0	MF	0	0	1	0	1	0	Command codes		
	W	X	X	X	X	X	HD	US <sub>1</sub>	US <sub>0</sub>			
Execution										The first correct ID information on the cylinder is stored in data register.		
Result	R	←				ST0	→				Status information after command execution	
	R	←				ST1	→					
	R	←				ST2	→					
	R	←				C	→				Sector ID information read during execution phase from floppy disk.	
	R	←				H	→					
	R	←				R	→					
	R	←				N	→					
<b>Format A Track</b>												
Command	W	0	MF	0	0	1	1	0	1	Command codes		
	W	X	X	X	X	X	HD	US <sub>1</sub>	US <sub>0</sub>			
	W	←				N	→				Bytes / sector	
	W	←				SC	→				Sectors / track	
	W	←				GPL	→				Gap 3	
	W	←				D	→				Filler byte	
Execution										FDC formats an entire track.		
Result	R	←				ST0	→				Status information after command execution	
	R	←				ST1	→					
	R	←				ST2	→					
	R	←				C	→				In this case, the ID information has no meaning	
	R	←				H	→					
	R	←				R	→					
	R	←				N	→					
<b>Scan Equal</b>												
Command	W	MT	MF	SK	1	0	0	0	1	Command codes		
	W	X	X	X	X	X	HD	US <sub>1</sub>	US <sub>0</sub>			
	W	←				C	→				Sector ID information prior to command execution	
	W	←				H	→					
	W	←				R	→					
	W	←				N	→					
	W	←				EOT	→					
	W	←				GPL	→					
	W	←				STP	→					
	Execution											Data compared between the FDD and main system
	Result	R	←				ST0	→				Status information after command execution
R		←				ST1	→					
R		←				ST2	→					
R		←				C	→				Sector ID information after command execution	
R		←				H	→					
R		←				R	→					
R		←				N	→					

**Note:**

- (1) Symbols used in this table are described at the end of this section.
- (2) A<sub>0</sub> should equal 1 for all operations.
- (3) X = Don't care, usually made to equal 0.

**Table 4. Instruction Set (Notes 1, 2) (cont)**

Phase	R/W	Instruction Code								Remarks	
		D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		
<b>Scan Low or Equal</b>											
Command	W	MT	MF	SK	1	1	0	0	1	Command codes	
	W	X	X	X	X	X	HD	US <sub>1</sub>	US <sub>0</sub>		
	W	←				C	→				Sector ID information prior to command execution
	W	←				H	→				
	W	←				R	→				
	W	←				N	→				
	W	←				EOT	→				
	W	←				GPL	→				
	W	←				STP	→				
Execution										Data compared between the FDD and main system	
Result	R	←				ST0	→				Status information after command execution
	R	←				ST1	→				
	R	←				ST2	→				
	R	←				C	→				Sector ID information after command execution
	R	←				H	→				
	R	←				R	→				
	R	←				N	→				
<b>Scan High or Equal</b>											
Command	W	MT	MF	SK	1	1	1	0	1	Command codes	
	W	X	X	X	X	X	HD	US <sub>1</sub>	US <sub>0</sub>		
	W	←				C	→				Sector ID information prior to command execution
	W	←				H	→				
	W	←				R	→				
	W	←				N	→				
	W	←				EOT	→				
	W	←				GPL	→				
	W	←				STP	→				
Execution										Data compared between the FDD and main system	
Result	R	←				ST0	→				Status information after command execution
	R	←				ST1	→				
	R	←				ST2	→				
	R	←				C	→				Sector ID information after command execution
	R	←				H	→				
	R	←				R	→				
	R	←				N	→				
<b>Recalibrate</b>											
Command	W	0	0	0	0	0	1	1	1	Command codes	
	W	X	X	X	X	X	0	US <sub>1</sub>	US <sub>0</sub>		
Execution										Head retracted to track 0	
<b>Sense Interrupt Status</b>											
Command	W	0	0	0	0	1	0	0	0	Command codes	
Result	R	←				ST0	→				Status information about the FDC at the end of seek operation
	R	←				PCN	→				
<b>Specify</b>											
Command	W	0	0	0	0	0	0	1	1	Command codes	
	W	←			SRT	→			HUT		
	W	←				HLT	→			ND	
<b>Sense Drive Status</b>											
Command	W	0	0	0	0	0	1	0	0	Command codes	
	W	X	X	X	X	X	HD	US <sub>1</sub>	US <sub>0</sub>		
Result	R	←				ST3	→				Status information about FDD

**Table 4. Instruction Set (Notes 1, 2) (cont)**

Phase	R/W	Instruction Code								Remarks
		D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	
<b>Seek</b>										
Command	W	0	0	0	0	1	1	1	1	Command codes
	W	X	X	X	X	X	HD	US <sub>1</sub>	US <sub>0</sub>	
	W	←————— NCN —————→								
Execution										Head is positioned over proper cylinder on diskette
<b>Invalid</b>										
Command	W	←————— Invalid Codes —————→								Invalid Command codes (No op — FDC goes into standby state)
Result	R	←————— ST0 —————→								ST0 = 80H


**Note:**

- (1) Symbols used in this table are described at the end of this section.
- (2) A<sub>0</sub> should equal 1 for all operations.
- (3) X = Don't care, usually made to equal 0.

### System Configuration

Figure 2 shows an example of a system using a μPD765A/μPD7265.

**Figure 2. System Configuration**



### Processor Interface

During command or result phases the main status register (described earlier) must be read by the processor before each byte of information is written into or read from the data register. After each byte of data read or written to the data register, CPU should wait for 12 μs before reading main status register, bits D<sub>6</sub> and D<sub>7</sub> in the main status register must be in a 0 and 1 state, respectively, before each byte of the command word may be written into the μPD765A/μPD7265. Many of the commands require multiple bytes and, as a result, the main status register must be read prior to each byte transfer

to the μPD765A/μPD7265. On the other hand, during the result phase, D<sub>6</sub> and D<sub>7</sub> in the main status register must both be 1's (D<sub>6</sub> = 1 and D<sub>7</sub> = 1) before reading each byte from the data register. Note that this reading of the main status register before each byte transfer to the μPD765A/μPD7265 is required only in the command and result phases, and *not* during the execution phase.

During the execution phase, the main status register need not be read. If the μPD765A/μPD7265 is in the non-DMA mode, then the receipt of each data byte (if μPD765A/μPD7265 is reading data from FDD) is indicated by an interrupt signal on pin 18 (INT = 1). The generation of a read signal (RD = 0) or write signal (WR = 0) will clear the interrupt as well as output the data onto the data bus. If the processor cannot handle interrupts fast enough (every 13 μs for the MFM mode and 27 μs for the FM mode), then it may poll the main status register and bit D<sub>7</sub> (RQM) functions as the interrupt signal. If a write command is in process then the WR signal negates the reset to the interrupt signal.

Note that in the non-DMA mode it is necessary to examine the main status register to determine the cause of the interrupt, since it could be a data interrupt or a command termination interrupt, either normal or abnormal.

If the μPD765A/μPD7265 is in the DMA mode, no interrupts are generated during the execution phase. The μPD765A/μPD7265 generates DRQs (DMA requests) when each byte of data is available. The DMA controller responds to this request with both a DACK = 0 (DMA acknowledge) and an RD = 0 (read signal). When the DMA acknowledge signal goes low (DACK = 0), then the DMA request is cleared (DRQ = 0). If a write command has been issued then a WR signal will appear instead of RD. After the execution phase has been completed (terminal count has occurred) or the EOT sector read/written, then an interrupt will occur (INT = 1). This signifies the beginning of the result phase. When the first byte of

data is read during the result phase, the interrupt is automatically cleared (INT = 0).

The RD or WR signals should be asserted while DACK is true. The CS signal is used in conjunction with RD and WR as a gating function during programmed I/O operations. CS has no effect during DMA operations. If the non-DMA mode is chosen, the DACK signal should be pulled up to VCC.

It is important to note that during the result phase all bytes shown in the command table (table 4) must be read. The read data command, for example, has seven bytes of data in the result phase. All seven bytes must be read in order to successfully complete the Read Data command. The μPD765A/μPD7265 will not accept a new command until all seven bytes have been read. Other commands may require fewer bytes to be read during the result phase.

The μPD765A/μPD7265 contains five status registers. The main status register mentioned above may be read by the processor at any time. The other four status registers (ST0, ST1, ST2, and ST3) are available only during the result phase and may be read only after completing a command. The particular command that has been executed determines how many of the status registers will be read.


The bytes of data which are sent to the μPD765A/μPD7265 to form the command phase and are read out of the μPD765A/μPD7265 in the result phase must occur in the order shown in table 4. That is, the command code must be sent first and the other bytes sent in the prescribed sequence. No foreshortening of the command or result phases is allowed. After the last byte of data in the command phase is sent to the μPD765A/μPD7265, the execution phase automatically starts. In a similar fashion, when the last byte of data is read out in the result phase, the command is automatically ended and the μPD765A/μPD7265 is ready for a new command.

**Polling**

After reset has been sent to the μPD765A/μPD7265, the unit select lines US<sub>0</sub> and US<sub>1</sub> will automatically go into a polling mode. In between commands (and between step pulses in the Seek command) the μPD765A/μPD7265 polls all four FDDs looking for a change in the ready line from any of the drives. If the ready line changes state (usually due to a door opening or closing), then the μPD765A/μPD7265 will generate an interrupt. When status register 0 (ST0) is read (after Sense Interrupt Status is issued), not ready (NR) will be indicated. The polling of the ready line by the μPD765A/μPD7265 occurs continuously between commands, thus notifying the processor which drives are on or off line. Each drive is polled every 1.024 ms except during the Read/Write com-

mands. When used with a 4 MHz clock for interfacing to minifloppies, the polling rate is 2.048 ms. See figure 3.

Figure 3. Polling Feature



**Read Data**

A set of nine (9) byte words are required to place the FDC into the read data mode. After the Read Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified head settling time (defined in the Specify command), and begins reading ID address marks and ID fields. When the current sector number (R) stored in the ID register (IDR) compares with the sector number read off the diskette, then the FDC outputs data (from the data field) byte-to-byte to the main system via the data bus.

After completion of the read operation from the current sector, the sector number is incremented by one, and the data from the next sector is read and output on the data bus. This continuous read function is called a multi-sector read operation. The Read Data command may be terminated by the receipt of a terminal count signal. TC should be issued at the same time that the DACK for the last byte of data is sent. Upon receipt of this signal, the FDC stops outputting data to the processor, but will continue to read data from the current sector, check CRC (cyclic redundancy count) bytes, and then at the end of the sector terminate the Read Data command. The amount of data which can be handled with a single command to the FDC depends upon MT (multi-track), MF (MFM/FM), and N (number of bytes/sector). Table 5 shows the transfer capacity.

The "multi-track" function (MT) allows the FDC to read data from both sides of the diskette. For a particular cylinder, data will be transferred starting at sector 1, side 0 and completing at sector L, side 1 (sector L = last sector on the side). Note, this function pertains to only one cylinder (the same track) on each side of the diskette.

When N = 0, then DTL defines the data length which the FDC must treat as a sector. If DTL is smaller than the actual data length in a sector, the data beyond DTL in the sector is not sent to the data bus. The FDC reads (internally) the complete sector performing the CRC check and, depending upon the manner of command



termination, may perform a multi-sector read operation. When N is non-zero, then DTL has no meaning and should be set to FFH.

**Table 5. Transfer Capacity**

Multi-Track MT	MFM/FM MF	Bytes/Sector N	Maximum Transfer Capacity (Bytes/Sector) (Number of Sectors)	Final Sector Read from Diskettes
0	0	00	(128) (26) = 3,328	26 at side 0
0	1	01	(256) (26) = 6,656	or 26 at side 1
1	0	00	(128) (52) = 6,656	26 at side 1
1	1	01	(256) (52) = 13,312	
0	0	01	(256) (15) = 3,840	15 at side 0
0	1	02	(512) (15) = 7,680	or 15 at side 1
1	0	01	(256) (30) = 7,680	15 at side 1
1	1	02	(512) (30) = 15,360	
0	0	02	(512) (8) = 4,096	8 at side 0
0	1	03	(1024) (8) = 8,192	or 8 at side 1
1	0	02	(512) (16) = 8,192	8 at side 1
1	1	03	(1024) (16) = 16,384	

At the completion of the Read Data command, the head is not unloaded until after head unload time interval (specified in the Specify command) has elapsed. If the processor issues another command before the head unloads then the head settling time may be saved between subsequent reads. This time out is particularly valuable when a diskette is copied from one drive to another.

If the FDC detects the index hole twice without finding the right sector, (indicated in "R"), then the FDC sets the ND (No data) flag in status register 1 to a 1 (high), and terminates the Read Data command. (Status register 0 also has bits 7 and 6 set to 0 and 1, respectively.)

After reading the ID and data fields in each sector, the FDC checks the CRC bytes. If a read error is detected (incorrect CRC in ID field), the FDC sets the DE (data error) flag in status register 1 to a 1 (high), and if a CRC error occurs in the data field, the FDC also sets the DD (data error in data field) flag in status register 2 to a 1 (high), and terminates the Read Data command. (Status register 0 also has bits 7 and 6 set to 0 and 1, respectively.)

If the FDC reads a deleted data address mark off the diskette, and the SK bit (bit D<sub>5</sub> in the first command word) is not set (SK = 0), then the FDC sets the CM (control mark) flag in status register 2 to a 1 (high), and terminates the Read Data command, after reading all the data in the sector. If SK = 1, the FDC skips the sector with the deleted data address mark and reads the next sector. The CRC bits in the deleted data field are not checked when SK = 1.

During disk data transfers between the FDC and the processor, via the data bus, the FDC must be serviced by the processor every 27 μs in the FM mode, and every 13 μs in the MFM mode, or the FDC sets the OR (Overrun)

flag in status register 1 to a 1 (high), and terminates the Read Data command.

If the processor terminates a read (or write) operation in the FDC, then the ID information in the result phase is dependent upon the state of the MT bit and EOT byte. Table 2 shows the values for C, H, R, and N, when the processor terminates the command.

## Functional Description of Commands

### Write Data

A set of nine (9) bytes is required to set the FDC into the write data mode. After the Write Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified head settling time (defined in the Specify command), and begins reading ID fields. When all four bytes loaded during the command (C, H, R, N) match the four bytes of the ID field from the diskette, the FDC takes data from the processor byte-by-byte via the data bus and outputs it to the FDD. See table 6.

**Table 6. Command Description**

MT	HD	Final Sector Transferred to Processor	ID Information at Result Phase			
			C	H	R	N
0	0	Less than EOT	NC	NC	R+1	NC
0	0	Equal to EOT	C+1	NC	R=01	NC
0	1	Less than EOT	NC	NC	R+1	NC
0	1	Equal to EOT	C+1	NC	R=01	NC
1	0	Less than EOT	NC	NC	R+1	NC
1	0	Equal to EOT	NC	LSB	R=01	NC
1	1	Less than EOT	NC	NC	R+1	NC
1	1	Equal to EOT	C+1	LSB	R=01	NC

**Note:**

- (1) NC (No Change): The same value as the one at the beginning of command execution.
- (2) LSB (Least Significant Bit): The least significant bit of H is complemented.

After writing data into the current sector, the sector number stored in R is incremented by one, and the next data field is written into. The FDC continues this multi-sector write operation until the issuance of a terminal count signal. If a terminal count signal is sent to the FDC it continues writing into the current sector to complete the data field. If the terminal count signal is received while a data field is being written then the remainder of the data field is filled with zeros.

The FDC reads the ID field of each sector and checks the CRC bytes. If the FDC detects a read error (CRC error) in one of the ID fields, it sets the DE (Data Error) flag of status register 1 to a 1 (high) and terminates the Write

Data command. (Status register 0 also has bits 7 and 6 set to 0 and 1, respectively.)

The Write command operates in much the same manner as the Read command. The following items are the same, and one should refer to the Read Data command for details:

- Transfer capacity
- EN (end of cylinder) flag
- ND (no data) flag
- Head unload time interval
- ID Information when the processor terminates command
- Definition of DTL when N = 0 and when N ≠ 0

In the write data mode, data transfers between the processor and FDC, via the data bus, must occur every 27 μs in the FM mode and every 13 μs in the MFM mode. If the time interval between data transfers is longer than this, the FDC sets the OR (overrun) flag in status register 1 to a 1 (high) and terminates the Write Data command. (Status register 0 also has bits 7 and 6 set to 0 and 1, respectively.)

#### **Write Deleted Data**

This command is the same as the Write Data command except a deleted data address mark is written at the beginning of the data field instead of the normal data address mark.

#### **Read Deleted Data**

This command is the same as the Read Data command except that when the FDC detects a data address mark at the beginning of a data field (and SK = 0 (low)), it will read all the data in the sector and set the CM flag in status register 2 to a 1 (high), and then terminate the command. If SK = 1, then the FDC skips the sector with the data address mark and reads the next sector.

#### **Read a Track**

This command is similar to the Read Data command except that this is a continuous read operation where the entire data field from each of the sectors is read. Immediately after sensing the index hole, the FDC starts reading all data fields on the track as continuous blocks of data. If the FDC finds an error in the ID or data CRC check bytes, it continues to read data from the track. The FDC compares the ID information read from each sector with the value stored in the IDR and sets the ND flag of status register 1 to a 1 (high) if there is no comparison. Multi-track or skip operations are not allowed with this command.

This command terminates when the number of sectors read is equal to EOT. If the FDC does not find an ID ad-

dress mark on the diskette after it senses the index hole for the second time, it sets the MA (missing address mark) flag in status register 1 to a 1 (high) and terminates the command. (Status register 0 has bits 7 and 6 set to 0 and 1, respectively.)

#### **Read ID**

The Read ID command is used to give the present position of the recording head. The FDC stores the values from the first ID field it is able to read. If no proper ID address mark is found on the diskette before the index hole is encountered for the second time, then the MA (missing address mark) flag in status register 1 is set to a 1 (high), and if no data is found then the ND (No data) flag is also set in status register 1 to a 1 (high). The command is then terminated with bits 7 and 6 in status register 0 set to 0 and 1, respectively. During this command there is no data transfer between FDC and the CPU except during the result phase.

#### **Format a Track**

The Format a Track command allows an entire track to be formatted. After the index hole is detected, data is written on the diskette; gaps, address marks, ID fields, and data fields, all per the IBM System 34 (double density) or System 3740 (single density) format, are recorded. The particular format which will be written is controlled by the values programmed into N (number of bytes/sector), SC (sectors/cylinder), GPL (gap length), and D (data pattern) which are supplied by the processor during the command phase. The data field is filled with the byte of data stored in D. The ID field for each sector is supplied by the processor; that is, four data requests per sector are made by the FDC for C (cylinder number), H (head number), R (sector number), and N (number of bytes/sector). This allows the diskette to be formatted with nonsequential sector numbers, if desired.

The processor must send new values for C, H, R, and N to the μPD765A/μPD7265 for each sector on the track. If FDC is set for the DMA mode, it will issue four DMA requests per sector. If it is set for the interrupt mode, it will issue four interrupts per sector and the processor must supply C, H, R, and N loads for each sector. The contents of the R register are incremented by 1 after each sector is formatted; thus, the R register contains a value of R when it is read during the result phase. This incrementing and formatting continues for the whole track until the FDC detects the index hole for the second time, whereupon it terminates the command.

If a fault signal is received from the FDD at the end of a write operation, then the FDC sets the EC flag of status register 0 to a 1 (high) and terminates the command after setting bits 7 and 6 of status register 0 to 0 and 1, respec-

tively. Also, the loss of a ready signal at the beginning of a command execution phase causes bits 7 and 6 of status register 0 to be set to 0 and 1, respectively.

Table 7 shows the relationship between N, SC, and GPL for various sector sizes.

**Table 7. Sector Size**

Format	Sector Size	N	SC	GPL (1)	GPL (2, 3)	
<b>8" Standard Floppy</b>						
FM Mode	128 Bytes / Sector	00	1A	07	1B	
	256	01	0F	0E	2A	
	512	02	08	1B	3A	
	1024	03	04	47	8A	
	2048	04	02	C8	FF	
MFM Mode(4)	4096	05	01	C8	FF	
	256	01	1A	0E	36	
	512	02	0F	1B	54	
	1024	03	08	35	74	
	2048	04	04	99	FF	
4096	05	02	C8	FF		
	8192	06	01	C8	FF	
	<b>5 1/4" Minifloppy</b>					
	FM Mode	128 Bytes / Sector	00	12	07	09
		128	00	10	10	19
256		01	08	18	30	
512		02	04	46	87	
1024		03	02	C8	FF	
2048	04	01	C8	FF		
	MFM Mode(4)	256	01	12	0A	0C
		256	01	10	20	32
		512	02	08	2A	50
		1024	03	04	80	F0
2048		04	02	C8	FF	
4096	05	01	C8	FF		
<b>3 1/2" Sony Micro Floppydisk</b>						
FM Mode	128 Bytes / Sector	0	0F	07	1B	
	256	1	09	0E	2A	
	512	2	05	1B	3A	
MFM Mode(4)	256	1	0F	0E	36	
	512	2	09	1B	54	
	1024	3	05	35	74	

**Note:**

- (1) Suggested values of GPL in Read or Write commands to avoid splice point between data field and ID field of contiguous sections.
- (2) Suggested values of GPL in format command.
- (3) All values except sector size are hexadecimal.
- (4) In MFM mode FDC cannot perform a Read/Write/Format operation with 128 bytes/sector. (N = 00).

## Scan Commands

The Scan commands allow data which is being read from the diskette to be compared against data which is being supplied from the main system. The FDC compares the data on a byte-by-byte basis and looks for a sector of data which meets the conditions of  $D_{FDD} = D_{Processor}$ ,  $D_{FDD} < D_{Processor}$ , or  $D_{FDD} > D_{Processor}$ . The hexadecimal byte of FF either from memory or from FDD can be used as a mask byte because it always meets the condition of the comparison. One's complement arithmetic is used for comparison (FF = largest number, 00 = smallest number). After a whole sector of data is compared, if the conditions are not met, the sector number is incremented ( $R + STP \rightarrow R$ ), and the scan operation is continued. The scan operation continues until one of the following conditions occur: the conditions for scan are met (equal, low, or high), the last sector on the track is reached (EOT), or the terminal count signal is received.

If the conditions for scan are met, then the FDC sets the SH (scan hit) flag of status register 2 to a 1 (high) and terminates the Scan command. If the conditions for scan are not met between the starting sector (as specified by R) and the last sector on the cylinder (EOT), then the FDC sets the SN (scan not satisfied) flag of status register 2 to a 1 (high) and terminates the Scan command. The receipt of a terminal count signal from the processor or DMA controller during the scan operation will cause the FDC to complete the comparison of the particular byte which is in process and then to terminate the command. Table 8 shows the status of bits SH and SN under various conditions of Scan.

**Table 8. Scan Conditions**

Command	Status Register 2		Comments
	Bit 2 = SN	Bit 3 = SH	
Scan Equal	0	1	$D_{FDD} = D_{Processor}$
	1	0	$D_{FDD} \neq D_{Processor}$
Scan Low or Equal	0	1	$D_{FDD} = D_{Processor}$
	0	0	$D_{FDD} < D_{Processor}$
	1	0	$D_{FDD} > D_{Processor}$
Scan High or Equal	0	1	$D_{FDD} = D_{Processor}$
	0	0	$D_{FDD} > D_{Processor}$
	1	0	$D_{FDD} < D_{Processor}$

If the FDC encounters a deleted data address mark on one of the sectors (and SK = 0), then it regards the sector as the last sector on the cylinder, sets the CM (control mark) flag of status register 2 to a 1 (high) and terminates the command. If SK = 1, the FDC skips the sector with the deleted address mark and reads the next sector. In the second case (SK = 1), the FDC sets the CM



(control mark) flag of status register 2 to a 1 (high) in order to show that a deleted sector has been encountered.

When either the STP (contiguous sectors = 01, or alternate sectors = 02) sectors are read or the MT (multi-track) is programmed, it is necessary to remember that the last sector on the track must be read. For example, if STP = 02, MT = 0, the sectors are numbered sequentially 1 through 26 and the Scan command is started at sector 21, the following will happen: sectors 21, 23, and 25 will be read, then the next sector (26) will be skipped and the index hole will be encountered before the EOT value of 26 can be read. This will result in an abnormal termination of the command. If the EOT had been set at 25 or the scanning started at sector 20, then the Scan command would be completed in a normal manner.

During the Scan command, data is supplied by either the processor or DMA controller for comparison against the data read from the diskette. In order to avoid having the OR (overrun) flag set in status register 1, it is necessary to have the data available in less than 27 μs (FM mode) or 13 μs (MFM mode). If an overrun occurs, the FDC ends the command with bits 7 and 6 of status register 0 set to 0 and 1, respectively.

### Seek

The read/write head within the FDD is moved from cylinder to cylinder under control of the Seek command. FDC has four independent present cylinder registers for each drive. They are cleared only after the Recalibrate command. The FDC compares the PCN (present cylinder number) which is the current head position with the NCN (new cylinder number), and if there is a difference, performs the following operations:

PCN < NCN: Direction signal to FDD set to a 1 (high), and step pulses are issued. (Step in)

PCN > NCN: Direction signal to FDD set to a 0 (low), and step pulses are issued. (Step out)

The rate at which step pulses are issued is controlled by SRT (stepping rate time) in the Specify command. After each step pulse is issued NCN is compared against PCN, and when NCN = PCN, the SE (seek end) flag is set in status register 0 to a 1 (high), and the command is terminated. At this point FDC interrupt goes high. Bits D<sub>0</sub>B-D<sub>3</sub>B in the main status register are set during the seek operation and are cleared by the Sense Interrupt Status command.

During the command phase of the seek operation the FDC is in the FDC busy state, but during the execution phase it is in the non-busy state. While the FDC is in the non-busy state, another Seek command may be issued, and in this manner parallel seek operations may be done on up to four drives at once. No other command

can be issued for as long as the FDC is in the process of sending step pulses to any drive.

If an FDD is in a not ready state at the beginning of the command execution phase or during the seek operation, then the NR (not ready) flag is set in status register 0 to a 1 (high), and the command is terminated after bits 7 and 6 of status register 0 are set to 0 and 1, respectively.

If the time to write three bytes of Seek command exceeds 150 μs, the timing between the first two step pulses may be shorter than set in the Specify command by as much as 1ms.

### Recalibrate

The function of this command is to retract the read/write head within the FDD to the track 0 position. The FDC clears the contents of the PCN counter and checks the status of the track 0 signal from the FDD. As long as the track 0 signal is low, the direction signal remains 0 (low) and step pulses are issued. When the track 0 signal goes high, the SE (seek end) flag in status register 0 is set to a 1 (high) and the command is terminated. If the track 0 signal is still low after 77 step pulses have been issued, the FDC sets the SE (seek end) and EC (equipment check) flags of status register 0 to both 1s (highs) and terminates the command after bits 7 and 6 of status register 0 are set to 0 and 1, respectively.

The ability to do overlapping Recalibrate commands to multiple FDDs and the loss of the ready signal, as described in the Seek command, also applies to the Recalibrate command. If the diskette has more than 77 tracks, then Recalibrate command should be issued twice, in order to position the read/write head to the track 0.

### Sense Interrupt Status

An interrupt signal is generated by the FDC for one of the following reasons:

- (1) Upon entering the result phase of:
  - (a) Read Data command
  - (b) Read a Track command
  - (c) Read ID command
  - (d) Read Deleted Data command
  - (e) Write Data command
  - (f) Format a Cylinder command
  - (g) Write Deleted Data command
  - (h) Scan commands
- (2) Ready line of FDD changes state
- (3) End of Seek or Recalibrate command
- (4) During execution phase in the non-DMA mode

Interrupts caused by reasons 1 and 4 above occur during normal command operations and are easily discernible by the processor. During an execution phase in non-


DMA mode, DB<sub>5</sub> in the main status register is high. Upon entering the result phase this bit gets cleared. Reasons 1 and 4 do not require Sense Interrupt Status commands. The interrupt is cleared by reading/writing data to the FDC. Interrupts caused by reasons 2 and 3 above may be uniquely identified with the aid of the Sense Interrupt Status command. This command, when issued, resets the Interrupt signal and, via bits 5, 6, and 7 of status register 0, identifies the cause of the interrupt. See table 9.

**Table 9. Interrupt Status**

Seek End Bit 5	Interrupt Code		Cause
	Bit 6	Bit 7	
0	1	1	Ready line changed state, either polarity
1	0	0	Normal termination of Seek or Recalibrate command
1	1	0	Abnormal termination of Seek or Recalibrate command

The Sense Interrupt Status command is used in conjunction with the Seek and Recalibrate commands which have no result phase. When the disk drive has reached the desired head position the μPD765A/μPD7265 will set the interrupt line true. The host CPU must then issue a Sense Interrupt Status command to determine the actual cause of the interrupt, which could be seek end or a change in ready status from one of the drives. A graphic example is shown in figure 4.

**Figure 4. Seek, Recalibrate, and Sense Interrupt Status**



## Specify

The Specify command sets the initial values for each of the three internal timers. The HUT (head unload time) defines the time from the end of the execution phase of one of the Read/Write commands to the head unload state. This timer is programmable from 16 to 240 ms in increments of 16 ms (01 = 16 ms, 02 = 32 ms... 0FH = 240 ms). The SRT (step rate time) defines the time interval between adjacent step pulses. This timer is programmable from 1 to 16 ms in increments of 1 ms (F = 1 ms, E = 2 ms, D = 3 ms, etc.). The HLT (head load time) defines the time between when the head load signal goes high and the Read/Write operation starts. This timer is programmable from 2 to 254 ms in increments of 2 ms (01 = 2 ms, 02 = 4 ms, 03 = 6 ms... 7F = 254 ms).

The time intervals mentioned above are a direct function of the clock (CLK on pin 19). Times indicated above are for an 8 MHz clock; if the clock was reduced to 4 MHz (minifloppy application), then all time intervals are increased by a factor of 2.

The choice of a DMA or non-DMA operation is made by the ND (non-DMA) bit. When this bit is high (ND = 1) the non-DMA mode is selected, and when ND = 0 the DMA mode is selected.

## Sense Drive Status

This command may be used by the processor whenever it wishes to obtain the status of the FDDs. Status regis-

ter 3 contains the drive status information stored internally in FDC registers.

**Invalid**

If an Invalid command is sent to the FDC (a command not defined above), then the FDC will terminate the command after bits 7 and 6 of status register 0 are set to 1 and 0, respectively. No interrupt is generated by the μPD765A/μPD7265 during this condition. Bits 6 and 7 (DIO and RQM) in the main status register are both 1 (high), indicating to the processor that the μPD765A/μPD7265 is in the result phase and the contents of status register 0 (ST0) must be read. When the processor

reads status register 0 it will find an 80H, indicating an Invalid command was received.


A Sense Interrupt Status command must be sent after a seek or recalibrate interrupt, otherwise the FDC will consider the next command to be an Invalid command.

In some applications the user may wish to use this command as a No-Op command to place the FDC in a standby or no operation state.

**Data Format**

Figure 5 shows the data transfer format for the μPD765A and μPD7265 in various modes.

**Figure 5. Data Format (Sheet 1 of 2)**



**Note:** It is suggested that the user refer to the following application notes:  
 (1) #8 — for an example of an actual interface, as well as a "theoretical" data separator.  
 (2) #10 — for a well documented example of a working phase-locked loop.

Figure 5. Data Format (Sheet 2 of 2)

